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Abstract—The main problem in extending continuous-time
filtering to higher frequencies is the sensitivity of high-frequency
filters to analog integrator nonidealities such as finite dc gain and
parasitic poles. The use of a cascode stage introduces internal
nodes, and hence a nondominant pole, in the signal path. This has
been overcome using a novel phase compensation scheme which
does not require tuning of the compensating element, and is itself
unaffected by tuning of the integrator’s unity-gain frequency or
quality factor. The scheme is based upon a MOS version of the
“multi-tanh principle” where the linear range of a transconductor
is divided between at least two unbalanced differential pairs
operating in parallel. The common-source node of an unbalanced
differential pair is not ac ground and the associated pole–zero
pair may be harnessed to cancel the parasitic pole introduced
by the cascode stage. The feasibility of the proposed design was
evaluated with the fabrication of a test-chip on a 0.25 m 2.5 V
standard digital CMOS process. Measurements confirm that the
group delay response is flat ( 2%) over a five octave frequency
range (3.5–112 MHz or 0.058–1.87 ).
Index Terms—Analog circuits, compensation, continuous time
filters, differential amplifiers, linear-phase filters, multi-tanh,
pole–zero.
I. INTRODUCTION
THE transconductor is of prime importance in contin-uous-time filter design since the unity-gain frequency
of an integrator is directly proportional to its transconduc-
tance value. The linear range of a transconductor is directly
proportional to the gate-overdrive voltage ( – ) of its
input stage assuming MOS devices operating in the saturation
region. Modern low-voltage process technologies offer limited
headroom to the designer, severely restricting the linear input
range. In addition, high-frequency filters dictate topologies
with no dominant internal nodes, low input-capacitance and
large values of transconductance. However, for the same bias
current, the linear range and transconductance of a transcon-
ductor are inversely proportional. Therefore, requirements for
both low-voltage and high-frequency operation place an upper
limit on the linear range that may be achieved.
Extending continuous-time filtering to higher frequencies
poses several problems. The main problem is that the behavior
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of high-frequency filters is highly sensitive to analog integrator
nonidealities. For a real integrator with a finite dc gain of , the
dominant pole is pushed from the origin to a frequency equal
to , where is the unity-gain frequency of the integrator.
There may also be one or more high-frequency nondominant
poles. The finite dc gain results in a phase lead at the unity-gain
frequency while the nondominant poles cause a phase lag
(Fig. 1). The quality factor of the real integrator, assuming that
all the nondominant poles are at a much higher frequency
than the integrator unity-gain frequency, is given by [1]
(1)
The first term represents the phase lead at the unity-gain fre-
quency while the second corresponds to the phase lag which
becomes larger as is increased.
The first term would suggest that the use of cascode output
stages is mandatory. However, some implementations have
avoided their use because they introduce additional nodes, and
hence parasitics, in the signal path [2]–[5]. Instead, they rely on
automatic tuning circuitry to control the quality factor. One ap-
proach harnesses the output impedance of a saturated transistor,
which is proportional to its bias current and inversely propor-
tional to its length, to tune without sacrificing the frequency
response or linearity [6]–[8]. Another technique cancels the
finite output conductance of a transconductor using a negative
resistance load, thereby increasing its dc gain which can, in
theory, be made infinite [2], [3], [5]. A slightly negative output
conductance will not cause filter instability, however, because
of negative feedback, loops inherently present in the biquadratic
loop . Regardless, the most popular choice is the inclusion of a
cascode stage (simple [9], [10], active [11], [12], folded [13],
[14], telescopic [15], [16]) or a cascaded output stage such as
the – op-amp [17]–[21] to improve the integrator dc gain,
and attempt to cancel the associated parasitics directly.
II. CIRCUIT ARCHITECTURE
A new pole–zero compensation scheme based upon a MOS
version of the “multi-tanh” principle is introduced. The “multi-
tanh” principle refers to a class of linear transconductance cells,
characterized by the use of parallel- or series-connected sets of
bipolar differential pairs combining multiple hyperbolic tangent
functions [22]. The extension to MOS implementations oper-
ating in weak inversion is obvious and straightforward although
scaling effects resulting from the altered coefficient of and
errors arising from back-gate bias require consideration. How-
ever, the authors know of only two reported instances which di-
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Fig. 1. (a) Magnitude and phase response of (a) ideal and a (b) real integrator.
rectly harness the square-law properties of MOS transistors for
a similar purpose [23], [24] and propose the term “current-ad-
dition principle” when applying the concept to MOS process
technology.
A. Linear Range and Transconductance
The multi-tanh principle is well-suited to low-voltage opera-
tion. Rather than attempt the bulk of linearization directly be-
tween the power-supplies, the burden is divided laterally be-
tween at least two, and in general , differential pairs oper-
ating in parallel. A deliberate input offset voltage is applied to
the input of each pair such that its contribution to the overall
linear range of the cell is offset. Because each pair is responsible
for only a fraction of the total linear range, it can be designed
to provide a larger transconductance. There are several ways
in which the necessary offset can be introduced. For low-order
cells ( doublet and triplet) it can be generated
simply by using mismatched transistor aspect ratios. For large
values of in a bipolar technology, the offset may be intro-
duced using bias currents operating on chains of resistors [22].
Consider the differential pair of Fig. 2 where the aspect ratio of
is times that of . While this mismatch may be achieved
by scaling either the width or length of the input pair, in practice
both transistors have identical nonminimum gate lengths to im-
prove device matching. For , the circuit reverts to the clas-
sical differential pair and will not be discussed further. However,
for , the circuit is transformed into an unbalanced differ-
ential pair whose output current is given by [23]
(2)
Fig. 2. Unbalanced current-biased source-coupled differential pair.
where and are the drain currents of transistors and ,
respectively, and is the transconductance parameter; and
are defined as
(3)
It becomes apparent from (2) that a differential output current of
flows in an unbalanced differential pair when
the applied differential input voltage is zero. In a balanced con-
figuration, under the same operating conditions, the drain cur-
rents of the transistors which comprise the input pair are iden-
tical and, therefore, the differential output current is zero. In
order to arrive at this “equilibrium position” in an unbalanced
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Fig. 3. Basic current-addition doublet.
structure, a negative input offset voltage must be applied (as-
suming ), given by
(4)
The differential output current of an unbalanced, or mismatched,
differential pair is, therefore, an asymmetric function of the dif-
ferential input voltage whose linear region is deliberately offset
to accommodate negative inputs. A similar situation exists for
values of except that the linear range is biased to favor
positive inputs. The maximum and minimum permitted values
of differential input voltage (again, assuming ) bound
the range beyond which the circuit
saturates.
Consider two parallel differential pairs and with
unbalanced aspect ratios of and , respectively, such
that their individual asymmetric linear input ranges combine to
form an extended linear range in the current-addition doublet
of Fig. 3. The deliberate unbalancing of the input pairs shifts
the square-law characteristic and, therefore, the associated peak
transconductance of each pair away from the center of the input
voltage range according to (4). It should be apparent that an
optimum value of exists for which the characteristic curve
is superior to that obtained using a simple differential pair. If too
low, will still have a peak in the middle of the input range,
while if too high, will sag in the middle revealing two peaks,
each offset to one side. Either condition will generate third-order
harmonic distortion. Using (2), the differential output current
is given by
(5)
where and are the combined drain currents of transis-
tors and , respectively. The transconductance may be
found by differentiating with respect to
(6)
while further differentiating yields the points along the input
axis corresponding to the minima and maxima of the composite
transconductance function.
(7)
In practice, the optimum value of is determined through itera-
tive SPICE simulation and the total harmonic distortion (THD)
of the transconductor estimated for several values of .
The current-addition triplet of Fig. 4 comprises three differ-
ential pairs with their inputs and outputs connected in parallel.
The outer pairs have opposing offset ratios , larger than for the
doublet, and operate at equal tail currents. The transistors that
make up the inner pair are identical so that its transconductance
is centered around . This may be better understood using
Fig. 5 which shows the respective transconductances of the three
differential pairs and the compound transconductance. The dif-
ferential output current is given by
(8)
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Fig. 4. Basic current-addition triplet.
Fig. 5. Three differential pairs with input aspect ratios of (n : 1), (1:1) and
(1 : n) are summed to form a current-addition triplet with improved linear
range.
where and are the combined drain currents of tran-
sistors and , respectively. Differentiating with
respect to gives the small-signal transconductance
(9)
which, like (8), is composed of the individual transconductance
contributions of a classical differential pair with tail current
and the doublet.
B. Frequency Compensation
Consider the small-signal differential-mode half-circuit of a
tunable – integrator illustrated in Fig. 6 [13]. The com-
plete transfer function of the generalized integrator, assuming
that the degeneration resistance of input transistor and
the resistances , and are zero, is given by
(10)
Fig. 6. Small-signal differential-mode half-circuit of tunable integrator.
where is defined as the transconductance of input transistor
and is the inverse of the small-signal transconductance of
cascode transistor . From (10), it is apparent that this inte-
grator has a parasitic pole at
(11)
in addition to the pole at dc. The phase lag introduced by the
parasitic pole may be compensated by placing a resistor
in series with the integrating capacitor [16], [25], [26]. The
resulting transfer function has two poles and a single zero
(12)
While this first-order passive compensation may be adequate in
some implementations, it is evident from (12) that the parasitic
pole and zero do not track each other because the transconduc-
tance of the cascode transistor varies with process, temperature,
tuning etc. In practice, is a variable resistance imple-
mented using a MOS transistor operating in the triode region
whose gate is driven by some form of automatic phase-tuning
circuitry [11].
Up to this point, the common-source node of a differential
pair was assumed to be ac ground—that is, was assumed to
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Fig. 7. Small-signal representation of the current-addition integrator.
be zero. As such, any parasitic capacitance present at the
common-source node was effectively shorted and exerted no in-
fluence on the frequency response. Next consider the effect of
source-degeneration (finite ) on the integrator transfer func-
tion. Assuming , and are zero, source-degen-
eration introduces a pole–zero pair in addition to the nondomi-
nant parasitic pole of (11)
(13)
In this way, excess phase lag in the integrator can be corrected
using the voltage-controlled degeneration resistance and the ex-
isting capacitance between the common-source node of the dif-
ferential pair and ground [15], [27]. If the integrator unity-gain
frequency is to be determined by controlling the differential pair
tail current, then the degeneration factor must be kept low. The
variable resistor may be realized with a single MOS transistor,
with additional circuitry to limit the sensitivity of the resistance
to the integrator common-mode input voltage. Also, because the
transconductance depends not only on the bias current but the
degeneration resistance as well, the combination of frequency
and amplitude control loops (also known as a vector-locked
loop) will interact. Other topologies rely heavily on source-de-
generation. For example, both [14] and [28] use a digitally pro-
grammable integrator whose transconductance is determined by
several parallel MOS transistors operating in the linear region.
The unity-gain frequency of the integrator is tuned via the gates
of these transistors. Typically, two or more of these devices are
controlled with a single gate voltage while the remaining un-
used devices have their gates tied to the appropriate supply. In
this case, the degeneration factor will be quite large and
the expression for the second parasitic pole can be simplified.
(14)
However, a problem arises because changes with the pro-
grammed bandwidth while does not. Therefore, to obtain
an integrator phase response which is largely independent of the
programmed bandwidth, it is necessary to make track .
This may be achieved using several differential pairs in par-
allel, each with a single degeneration resistor, and connecting
their output to the integrating node or to the common-mode bias
voltage, as required [28].
Next, consider the proposed current-addition transconductor.
Fig. 7 shows the small-signal representation of the current-ad-
dition triplet of Fig. 4 with a cascoded output stage where
refers to the integrating, or load, capacitance; refers to the
parasitic capacitance and refers to the transconductance of
the cascode transistor. Neglecting the finite output conductance
and of the tail current sources at nodes and , respec-
tively, and assuming that , the common-source node of the
balanced differential pair, is ac ground, the transfer function ex-
hibits a nondominant parasitic pole similar to that of (11) in ad-
dition to the dominant pole at dc. Also evident is a pole–zero
pair introduced by the action of the unbalanced differential pairs
whose common-source nodes are not ac ground [29]
(15)
where , , and are the transconductances of tran-
sistors , , and , respectively, and rep-
resents the capacitance at the common-source node of the unbal-
anced differential pairs. In contrast to the source-degeneration
pole–zero pair of (13) and (14), in this instance both the pole and
the zero are directly proportional to the transconductance and
inversely proportional to . Hence, they track despite varia-
tions in process, temperature and tuning. The transconductances
, and may be further simplified and expressed
in terms of a single unit transconductance
(16)
In this implementation, the offset ratio was chosen to be 11
for optimum linearity. Substituting this value into (15) and (16)
yields
(17)
It is evident from the above result that the zero dominates the
response and, as such, the net phase lead of the pole–zero pair
may be used to cancel the phase lag introduced by the nondom-
inant parasitic pole of (11). Since the transconductance terms
present in the numerator of the expressions for the pole–zero
pair and the parasitic pole are functions of the same bias cur-
rent, and capacitances and in the denominator are com-
posed of similar ratios of both intrinsic gate-oxide capacitance
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Fig. 8. Phase response of current-addition triplet at extremes of process, temperature and tuning (a) before and (b) after pole–zero compensation.
and extrinsic overlap and junction capacitances, this cancella-
tion scheme is highly robust. This observation is confirmed by
extensive computer simulation of the phase response with and
without compensation at extremes of process, temperature and
tuning, as shown in Fig. 8.
In practice, the offset ratio is determined by linearity con-
siderations while the phase error is compensated solely by ad-
justing the capacitance and present at nodes and , re-
spectively. This may be accomplished with an explicit capacitor
connected directly between nodes and , analogous to that
of a capacitively-degenerated differential pair [30]. However,
in this implementation, the size of the tail current source was
scaled to provide the necessary value of and, thus, preserve
the matching of intrinsic and extrinsic capacitances that consti-
tute both the parasitic pole and the compensating pole–zero pair.
The authors know of only one other reported phase compensa-
tion scheme which does not require tuning of the compensating
element, and is itself unaffected by tuning of the integrator’s
unity-gain frequency or quality factor. Based on partial pos-
itive feedback, it consists of the parallel connection of two
transconductors but with opposite polarity, analogous to the
cross-coupled differential pair transconductor. First-order phase
compensation is achieved at the expense of a reduction in the
effective transconductance [31], thus making this scheme unsuit-
able for high-frequency filter applications. However, because the
effective transconductance is given by the difference between
transconductances, it has the added advantage of an extended
tuning range.
C. Cascode Output Stage
The final design decision regarding the proposed transcon-
ductor is the choice of cascode output stage. Initially, a folded-
cascode topology similar to that shown in Fig. 9 was considered
because of its suitability for low-voltage design. However, one
drawback of the folded-cascode topology is that the cascode tran-
sistor in the signal path is of a different device type to that used
in the input stage. This may have implications for the pole–zero
compensation scheme described earlier which relied on good
matching between the transconductances of these devices.
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Fig. 9. Current-addition triplet with folded-cascode output stage.
Fig. 10. Current-addition triplet with telescopic output stage.
For this reason, a telescopic output stage like that shown
in Fig. 10 was used. The output of each transconductor in
the biquadratic loop is connected directly to the input of the
next stage—there is no level-shift circuitry. Therefore, each
transconductor shares the same input and output common-
mode level which is not midsupply but skewed to maximize
the gate-source voltage, and therefore the linearity and tuning
range, of the current-addition triplet. The choice of common-
mode level means that the voltage headroom available to
bias transistors and and cascode transistors
and is limited, but this is of no great concern
since these devices do not carry signal current and can therefore
have large aspect ratios. More importantly, the input stage and
its cascode transistor are composed of the same device type.
Unfortunately, the problem with using identical common-
mode voltage levels at the input and output of a telescopic stage
is the severe demands it places on cascode transistors
and . The headroom available to these devices is de-
termined by the threshold voltage of the input transistors and
is compounded by the fact that the source voltages of the un-
balanced differential pairs, nodes and in the schematic, are
a function of the input signal (analogous to a source-follower)
while the voltage at the integrating node is 180 out of phase.
III. EXPERIMENTAL RESULTS
In order to evaluate the proposed transconductor, a fourth-
order filter comprising two second-order sections connected
in cascade was fabricated on a 0.25- m 2.5-V standard dig-
ital CMOS process. Because the headroom of the cascode
transistor is determined by the threshold voltage of the input
stage, a PMOS-type current-addition triplet transconductor was
implemented. This is due to the fact that the threshold voltage
of the NMOS input stage did not offer sufficient headroom to
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Fig. 11. Filter topology.
bias the cascode transistors and is specific to the process used.
As a result, the transconductance and matching characteristics
of the PMOS current-addition triplet will suffer compared to
an NMOS implementation with similar device sizes.
The biquadratic topology shown in Fig. 11 was chosen pri-
marily because of its modularity. In addition to this, statistical
simulations show that such an architecture results in a reduced
phase response sensitivity compared with a ladder topology.
The most general form of the low-pass filter transfer function
is given by
(18)
The values for the natural frequency and of the individual
biquads were chosen to satisfy a 0.05 equiripple-phase charac-
teristic [32], where
(19)
The biquad order was dictated by the process of minimizing
transient and dc gains from the input to the integrating nodes.
Specifically, the biquads are ordered according to increasing
natural frequency and quality factor [10], [33]. Referring once
again to Fig. 11, the transfer function of a single biquad is
where (20)
Consequently, the biquad natural frequency and quality factor
are given by
(21)
It is evident from (21) that the natural frequency is determined
by , whereas the desired quality factor may be realized
by dimensionless ratios of either capacitors or transconductors,
or a combination of both. In this instance, each biquad uses the
same optimal transconductance element and the integrating ca-
pacitance is varied as required
and
if (22)
In addition, when gate-oxide capacitance is used as integrating
capacitance, the intrinsic parasitic capacitance associated with
the next transconductor stage may be included as part of the
overall load capacitance. Because both oxide thickness and
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Fig. 12. Typical magnitude response at four discrete tuning levels.
Fig. 13. Typical group delay response of filter for f = 60 MHz.
channel width appear identically in expressions for and ,
MOS capacitors can reduce the effect of process variation by
making insensitive to these highly-variable parameters.
Thus, accurate time constants are possible, even if the filter
operates exclusively on parasitic capacitances [2]. Channel
length, however, will continue to contribute variability.
The small-signal characteristics of each part have been mea-
sured with a dB m (200 mV ) signal applied to the input
stage at four discrete tuning levels. The minimum and maximum
cutoff frequencies were measured to be 20 and 70 MHz, respec-
tively as shown in Fig. 12. At the lowest cutoff-frequency, a
worst-case THD of dB (0.7%) was observed for an applied
3.5-MHz input sine wave.
The group delay response of the filter is shown in Fig. 13.
A typical cutoff frequency of 60 MHz (marked on plot) was
selected for the purpose of this analysis. Measurements confirm
that the group delay response is flat ( ) over a five octave
frequency range (3.5–112 MHz or 0.058–1.87 ).
Fig. 14. Microphotograph of the chip.
A microphotograph of the prototype chip is presented in
Fig. 14. The total chip area was 4.41 mm and it consumed
37.5 mW from the 2.5-V supply. The filter core represents
approximately 25% of the total chip area with the remainder
being occupied by on-chip automatic tuning circuitry, output
buffers for test purposes and the I/O ring. In addition, a high
degree of programmability and redundancy was implemented
in the bias and load circuits of each transconductor stage. Thus,
further significant reductions in area are possible.
IV. CONCLUSION
A class of linear transconductance cells, based on the
multi-tanh concept, has been reviewed and extended to MOS.
The current-addition principle is well-suited to low-voltage
operation because the burden of linearization is divided later-
ally amongst several parallel input stages. As such, it exhibits
excellent linearity and may be tuned over a wide range of
transconductance values.
Finite dc gain, in this implementation, mandates the use of a
cascode stage which inevitably introduces internal nodes, and
hence a nondominant parasitic pole, in the signal path. This
has been overcome using a novel phase compensation scheme
which does not require tuning of the compensating element, and
is itself unaffected by tuning of the integrator’s unity-gain fre-
quency or quality factor. This scheme is based upon the realiza-
tion that the common-source node of an unbalanced differential
pair is not ac ground and harnesses the associated pole–zero pair
to cancel the parasitic pole introduced by the cascode stage.
The fabrication of a test-chip was necessary to evaluate the
performance of the prototype filter and its associated support
circuitry. Measured results (summarized in Table I) are very en-
couraging. The group delay response is flat ( ) over a five
octave frequency range (3.5–112 MHz or 0.058–1.87 ).
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TABLE I
SUMMARY OF FILTER SPECIFICATIONS AND MEASURED RESULTS
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